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Abstract
Abstract: TensorDash is a hardware level technique for enabling data-parallel MAC units to take advantage of sparsity
in their input operand streams. When used to compose a hardware accelerator for deep learning, TensorDash can
speedup the training process while also increasing energy efficiency. TensorDash combines a low-cost, sparse input
operand interconnect comprising an 8-input multiplexer per multiplier input, with an area efficient hardware scheduler.
While the interconnect allows a very limited set of movements per operand, the scheduler can effectively extract sparsity
when it is present in the activations, weights or gradients of neural networks. Over a wide set of models covering various
applications, TensorDash accelerates the training process by 1.95× while being 1.89× more energy efficient, 1.6× more
energy efficient when taking on-chip and off-chip memory accesses into account. While TensorDash works with any
datatype, we demonstrate it with both single-precision floating-point units and bfloat16.
1 INTRODUCTION
Neural networks are being used in an ever increasing number of application domains delivering state-of-the-art results. Given their
high computation and memory demands and their increasing importance, considerable attention has also been given into techniques for
optimizing implementations at all system levels all the way down to specialized hardware. Whereas a decade ago the then state-of-the-art
neural networks could be trained on a commodity server within a few hours, today training the best neural network models has become
an exascale class problem [1]. State-of-the-art neural networks now require many graphics processors or specialized accelerators such as
the TPU [2] so that they can be trained within practical time limits. Tuning neural networks for best performance during inference further
exacerbates the cost of training. Beyond the cost of acquiring or getting access to such expensive computing resources, worse are the
operating costs and the environmental impact of training. Strubell et al., report that the CO2 emissions of training even a mid-class neural
network stand at about 36 metric tons which is more than double the estimated 16.5 metric tons needed on average per person and per
year in the US [3]. Training neural networks at the “edge” is needed in certain applications such as for example to refine an existing
model with user-specific information and input. While the trade offs for edge devices are different than those in data centers or desktop
applications, the need remains the same: reduce execution time and improve energy efficiency albeit under different constraints.
It comes then as no surprise that efforts for reducing the execution time and the energy cost of training have been considerable.
First and foremost, by exploiting model, data, and pipeline parallelism distributed training partitions the training workload across
several computing nodes to reduce overall latency [4], [5], [6]. Intra- and inter-node data blocking, reuse, and communication and
computation overlapping orchestrate the use of the computing, memory hierarchy, and communication resources to improve performance
and energy efficiency [7], [8], [9]. Lossless and lossy compression reduces the footprint of the vast amounts of data processed during
training [10]. While originally training used double precision floating-point data and arithmetic, more compact datatypes reduce overall
data volumes and computation costs. These include: single precision floating-point, bfloat16 [11], [12], [13], dynamic floating-point [14],
and flexpoint [15]. Mixed-datatype methods further reduce costs by performing many computations using fixed-point and few using
some form of floating-point [14], [16], [17], [18]. Other methods use low precision arithmetic [19].
Even with these techniques training remains an exascale class problem and further improvements are needed. Accordingly, in this
work we are proposing a technique for further improving execution time and energy efficiency for training. Specifically, we propose
TensorDash exploits ineffectual operations that occur naturally for many models during training. The bulk of the energy during training is
due to the transfers and computations needed to perform multiply-accumulate operations (MACs). We find that often one of the operands
in these MACs is zero. These operations can be safely eliminated as they do not affect the values produced during training and thus
convergence and final accuracy. We find that for many networks a large number of zeros naturally occur in the activation values during
the forward and backward passes, and in the gradients during the backward pass (see Section 2.1 for a primer on training). When sparsity
exists it represents an opportunity for improving performance and energy efficiency. Accordingly, we seek to develop a method that will
do so when sparsity exists and that will not hurt performance and energy efficiency otherwise.
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The sparsity pattern during training is dynamic. It changes with the input and varies across epochs and batches. Accordingly,
TensorDash uses a run-time approach where the elimination of ineffectual MACs is performed using a combination of an inexpensive
hardware scheduler and a co-designed sparse, low-cost data interconnect that are placed just in front of the MAC units. TensorDash not
only eliminated ineffectual MACs but it also advances in their place other effectual MACs that would otherwise have executed later
in time. This improves energy efficiency and performance. TensorDash works with out-of-the-box neural networks and requires no
modification nor any special annotations from the model developer. It simply extracts and exploits naturally occurring sparsity regardless
of how it is distributed.
More importantly, TensorDash extracts additional benefits from another class of existing training acceleration techniques: These are
techniques that perform network pruning and quantization during training. Pruning’s goal is to convert weight values to zero. As training
proceeds with pruning, we observe that pruning results in increased sparsity not only in the weights but also in the activations and the
gradients. Quantization’s goal is to reduce the datawidth that will be used during inference. During training quantization effectively clips
what would otherwise be values of low magnitude into zeros. Dynamic sparse reparameterization [20], eager pruning [21] and DropBack
[22], and PACT [23] and LQ-Nets [24] are examples of recent training-time pruning, and quantization techniques respectively. We study
the interaction of TensorDash and some of these methods. TensorDash would also benefit selective backpropagation methods which
backpropagate loss only for some of the neurons [25]. Unless specialized hardware is developed, selective backpropagation manifests as
sparsity as it effectively converts a large number of gradients into zeros.
Our contribution is that we propose TensorDash with the following functionality and benefits:
• TensorDash exploits naturally occurring sparsity during training which appears predominantly in the activations and the gradients.
• TensorDash exploits sparsity dynamically and completely in hardware. It utilizes a low-overhead hardware scheduler to advance
MAC operations in time (earlier cycle) and space (MAC unit) so that overall computation finishes earlier. The scheduler makes
no assumptions about how sparsity is distributed so that it can handle the dynamic sparsity patterns that arise during training.
• TensorDash does not affect numerical fidelity. It only eliminates MAC operations where at least one of the inputs is zero.
• TensorDash is compatible with data-parallel processing elements that perform multiple MAC operations all accumulating into a
single value and is compatible with any dataflow for such processing elements.
• Benefits with TensorDash are amplified with training algorithms that incorporate quantization, pruning and selective backpropa-
gation.
• TensorDash would also benefit inference.
• The core processing element TensorDash uses can be configured to extract sparsity on one or both operands. For training we
configure it to do so only on one side as this proves sufficient.
• For models where sparsity is insufficient TensorDash could automatically power-gate its sparsity-specific components so that
performance and energy are not penalized.
We highlight the following experimental observations:
• TensorDash improves performance by 1.95x on average for data parallel accelerator using processing elements that can perform
16 MAC operations per cycle.
• TensorDash improves energy efficiency by 1.6x.
• Performance improvements with TensorDash remain stable throughout the training process.
• Considering only the area for compute, TensorDash’s overhead is 9% for tiles with 4x4 16-MAC processing elements implementing
FP32 arithmetic.
• For bfloat16 units, TensorDash’s compute area only overhead is 13%.
2 BACKGROUND AND MOTIVATION
For clarity we restrict attention to convolutional layers, however, our measurements include all layers. During training, processing a layer
comprises three main convolutions:
O = W ? A (1)
GA = GO ? W (2)
GW = GO ? A (3)
Where W is the weights, A is the input activations, O is the output activations, GA is the activation gradients, GO is the gradients of the
output activations and GW is the gradients of the weights. The first convolution is done during the forward pass to calculate the output
activations of the layer while the next two convolutions are done during the back-propagation pass to calculate the input gradients and
the weight gradients respectively. Section 2.1 reviews these operations in more detail. Rhu et al., have demonstrated that the activations
of convolutional neural networks exhibit significant sparsity during training and proposed compressing the zeros away when transferring
data over the PCI-E during training with graphics processors [26]. In this section we corroborate these findings and show what levels of
sparsity exist in of the three convolutions. Our goal is to exploit sparsity to accelerate the convolutions by eliminating the corresponding
MAC operations.
We found that weights exhibit negligible sparsity during training unless the training method incorporates pruning. However, sparsity
of the activations and the output gradients is considerable. Thus, we consider exploiting the sparsity of A and GO in the first and the
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Fig. 1: Potential speedup for exploiting dynamic sparsity during training for each of the three convolutions.
Fig. 5: Computations during forward and backward phases of training
second convolutions respectively. For the third convolution we target sparsity in GO or A whichever is higher. The mechanisms we
propose can exploit sparsity for both GO and A simultaneously. We leave the evaluation of this option for future work.
Fig. 1 reports the potential work reduction for each of the three convolutions. The convolutions perform the same number of
MACs and take roughly the same amount of time. We report work reduction as a speedup which we define as all MACsremaining MACs where
remaining MACS is the number of MAC operations left are eliminating those where the targeted operand is zero. On average across all
models the potential “speedup” for the convolutions is nearly 3×. The least potential is exhibited by DenseNet121 but even there it is
above 50%. It is more than 2× for the highly optimized SqueezeNet. While ResNet50 is a dense network, when trained with two methods
that incorporate pruning during training, there is significant sparsity that is induced as the measurements show for resnet50 DS90 and
resnet50 SM90 (see Section 4 for the methodology).
2.1 Training Basics
Deep neural networks are trained using a variant of the gradient descent algorithm, where training samples are run through the network
to find the prediction error (gradients) relative to the corresponding labels (forward pass) and then to back-propagate these gradients back
through the network layers to update the network parameters (backward pass). Fig. 5 summarizes the 3 major computations performed
per each layer in the network for all training samples¿ Each computation performs a roughly equal number of operations. We will refer
to activations, weights, activation gradients, weight gradients as AS/Lc,x,y,W
L,F
c,x,y,G
S/L
c,x,y,Gw
S/L,F
c,x,y , respectively where S refer to the training
sample, L refers to the network layer, F is the weight filter, c is the channel number, and x,y are the 2D spatial coordinates.
Referring to the three operations shown in Section 2: During the forward pass, the first operation is applied in sequence from the first
to the last layer. At every layer it convolves the weights with the activations to produce the activations for the next layer. Eventually this
results into producing the activations for the final layer. These output activations are compared with the known outputs to generate the
input gradients for the last layer which will then be back-propagated to update the weights throughout. During back-propagation the
layers are invoked in reverse order from the last to the first. Each layer convolves its input gradients with the weights to produce the
input gradients for the preceding layer. The layer also convolves the input gradients with the activations to calculate the weight gradients
for the layer (the updates for the weights).
The per layer weight gradients are accumulated across the training samples within a mini-batch and used to update the weights once
per mini-batch as described by Equation Eq. (10), where i is the number of weights, t is the epoch number, α is the learning rate, and S
is the mini-batch size.
W it+1 =W
i
t −α ∗
S
∑
s=0
Gs/S (10)
Table 1 describes the operations in more detail for both convolutional and fully connected layers. For clarity Figures 2 through 4
show the operations only for the convolutional layers. A fully-connected layer can be treated as a special-case convolutional layer where
all input tensors are of equal size.
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TABLE 1: Training Process: Processing of one training sample. Weights are updated per batch (see text).
Forward Pass
Fig. 2: Forward convolution
Convolutional Layer: A sliding-window 3D convolution is performed between
the input activations and each of the weight filers to produce one channel in the
output activations:
AS/i+1oc,ox,oy =
C
∑
ci=0
Kx
∑
xi=0
Ky
∑
yi=0
AS/ici,ox+s∗xi,oy∗s+yi ∗W i/occi,xi,yi (4)
Fully-Connected: Each filter produces one output activation:
AS/i+1oc =
C
∑
ci=0
AS/ici ∗W i,occi (5)
Backward Pass
Input Gradients
Fig. 3: Calculating input gradients
Convolutional Layer: A sliding-window 3D convolution is performed between
a reshaped version of the filters with the activation gradients from the subsequent
layer. The filters are reconstructed channel-wise and rotated by 180 degrees and
the activation gradients are dilated by the stride.
GS/i−1oc,ox,oy =
F
∑
ci=0
Kx
∑
xi=0
Ky
∑
yi=0
GS/ici,ox+xi,oy+yi ∗Wrotated i,cioc,xi,yi (6)
Fully-Connected: The filters are reconstructed and rotated as above. No dilation
of the activation gradients.
GS/i−1oc =
C
∑
ci=0
GS/ici ∗W i,cioc (7)
Weight Gradients
Fig. 4: Calculating weight gradients
Convolutional Layer: The weight gradients are calculated as a 2D convolution
between the input activation of each training sample with its corresponding output
gradients which are dilated according to the stride.
Gwi, foc,ox,oy =
S
∑
si=0
Nox
∑
xi=0
Noy
∑
yi=0
Gsi/if ,xi,yi ∗Asi/ioc,ox+xi,oy+yi (8)
Fully-Connected: Each weight gradient is a scalar product of the input activation
and the output activation it affects
Gwi, foc = G
S/i
f ∗AS/ioc (9)
3 EXPLOITING SPARSITY DURING TRAINING VS. INFERENCE
For clarity we assume the baseline processing element (PE) shown in Fig. 6 which can be used as the building block for composing a
training accelerator. The PE can perform N (4 in the figure) MAC single-precision floating-point operations concurrently all contributing
to the same output. For example, these could be N (activation, weight) pairs all contributing to the same output activation. Or they
could be N (gradient, weight) pairs all contributing to the same activation gradient. Such processing elements are more energy efficient
vs. a single MAC unit because they amortize the energy cost of updating the accumulator over several operations, and the cost of the
summation stage by fusing the MACs. The processing element has three local scratchpads, two for inputs and one for outputs. An
accelerator may use a grid of these PEs each with separate scratchpads or it may organize several of them in a grid sharing the buffers to
exploit temporal and spatial reuse. While we assume single-precision floating point values, TensorDash is datatype agnostic and will
work with any datatype such as for example bfloat16 [12], fixed-point or specialized narrow floating-point [27]. TensorDash eliminates
MAC operations were at least one of the operands is zero.
Let us refer to the two input streams as A and B while using C to refer to the outputs. Figure 7a shows an example of how 16 value
pairs will be processed when we do not attempt to eliminate those that are ineffectual (at least one of the two input values is zero). We
denote the input values as alanetime and b
lane
time, where lane designates the multiplier they appear at, and time is the processing order. The
figure shows that with the dense schedule, that is when we process all values pairs regardless of their value, it is straightforward to
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(d) Cycle 1
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Fig. 7: Example of exploiting sparsity dynamically. Allowing a restricted set of movements per multiplier is sufficient.
arrange them in memory so that the PE can read them as rows from the input buffers performing 4 MACs per cycle. The PE needs 4
cycles to process them.
In the example, however, there are only 7 value pairs (highlighted in black) where both operands are non-zero. As long as the
PE processes these value pairs, the output will be correct. The baseline PE of Fig. 7a could take advantage of the ineffectual pairs to
reduce energy by power-gating the multiplier and part of the adder tree when encountering any of them. For example, Eyeriss used this
approach during inference with fixed-point arithmetic [28]. To improve performance and to further reduce energy, TensorDash’s goal is
to eliminate the ineffectual pairs by filling their positions with effectual pairs. Ideally, our 4 MACs/cycle PE should be able to process all
effectual pairs in 2 cycles. However, this requires moving values in tandem from both sides in time (earlier yet to the same multiplier)
and in space-time (earlier and to a different multiplier).
To exploit sparsity we can draw from the experience with past designs that did so for inference alone, e.g., [29], [30], [31], [32], [33].
Inference executes only the A?W convolution where the weights are known a priori and so is their sparsity pattern. Finally, since there is
only one convolution and one pass, a single dataflow is sufficient so that we can arrange values in memory in the order we wish to
process them. However, for convolutional layers there are multiple windows, which means that weights will have to be matched with
different activations per window. Fig. 7b shows an approach representative of several past designs where the non-zero values from both
sides were allowed to independently move with no restriction both in time and space-time [29], [30]. The non-zero values in A are now
tightly packed one after the other in memory space and so are the values in B. The values belonging to the same pair are no longer
aligned in time nor in space. To avoid processing all ineffectual pairs, we need to somehow identify those pairs where both values are
non-zero, make them meet at some multiplier. We would also like to keep as many multipliers busy as possible. This is a challenging
task for two reasons: 1) Performing arbitrary movement of values in time and space is expensive in hardware. 2) To keep the 4 multiplier
lanes busy, we will often need to grab values from multiple rows from each buffer. In our example, from the first rows of A and B there
are only two effectual pairs since a00 and a
2
0 are zero rendering their corresponding b
0
0 and b
2
0 ineffectual.
Cambricon is representative of a class designs that exploit sparsity only on the weight side [29]. Cambricon tightly packs the
non-zero weights in memory space so that at run-time the PE can access them a row a time. Each weight is annotated with metadata so
that Cambricon can determine which its dense (lane, time) position. A unit maintaining a pool of activation candidates is tasked with
locating and pairing each non-zero weight with its activation. This unit proves expensive as it performs the function of a crossbar so
that activations can mirror the arbitrary movement of weights in memory space. Cambricon-X exploits sparsity on both sides allowing
weights and activations to freely move both in time and space-time. An indexing module is tasked with matching non-zero weights and
activations [34]. Cambricon-S improves efficiency by imposing structural constraints on how the model is pruned [32]. Effectively, it
eliminates ineffectual pairs only if 16 of them appear together in a single row. These structural constraints must be imposed during
pruning. Cnvlutin2 [35] and SparTen [36] exploit sparsity on both sides albeit by paying the cost to deploy independent buffer banks
per multiplier input (both sides). They support movement of values only in time and hence cannot effectively handle work imbalance
across lanes. “Struggler” lanes become a bottleneck. SCNN tightly packs non-zero weights and activations in memory and processes
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Fig. 8: TensorDash Processing Element.
only effectual pairs at runtime. To do so, it processes values one channel at a time so that the product of any weight with any activation is
guaranteed to contribute to an output activation. SCNN avoids all data movement at the input. However, it does require a crossbar to
route products to accumulator banks. The crossbar is over-provisioned to avoid stalls due to bank conflicts which would otherwise be
significant. Bit-Tactical uses a low-cost sparse interconnect at the front-end and a software scheduler to extract sparsity in the weights of
pruned models without imposing any restrictions on how sparsity is structured [33]. On the activation side it targets sparsity within
values (bit-level sparsity) and for that it uses shift-and-add multiplier-based MAC units.
None of the above approaches have been applied in training. We highlight the following differences: 1) The sparsity pattern during
training is always dynamic. During inference the weights are statically known and as a result the weights can be easily pre-packaged
in memory. 2) During training, all tensors participate in two convolutions each. The group of values that contribute to an output in
each convolution is different and so must be the order in which they are arranged. For example, the filter channels during the forward
pass are different from those of the “reconstructed” filters during the backward pass (The “reconstructed” filters during the backward
pass are formed by taking the weights from the same channel across all filters, stacking those along the channel dimension and then
transposing the filter). Similarly, the gradients need to be bundled together differently for the second convolution and the third. These are
calculated per layer during the backward pass where we would like to avoid having to spill the gradients off-chip. There is no single
way to pack them in memory (effectively pre-scheduling them) that would work for all cases where they are used. 3) Activations can
be discarded after each layer during inference which is not the case during training. 4) Inference accelerators used narrow fixed-point
arithmetic. Training today is done predominantly using floating-point. Floating-point values are wider making crossbars considerably
more expensive than narrow fixed-point data, and performing shift-and-add operations is non-trivial for floating point.
In this work we borrow upon the sparse-interconnect/limited-movement-options approach used by Bit-Tactical’s front-end and adapt
it so that it can be used during training. In particular, we wish to use a low-cost sparse interconnect to dynamically eliminate ineffectual
value pairs at runtime. However, compared to Bit-Tactical there are the following major differences and challenges: 1) While Bit-Tactical
used a software scheduler for packing weights in memory, the dynamic nature of sparsity during training makes this approach impractical.
The overhead of invoking a software scheduler per layer/sample/convolution is prohibitive in terms of latency and energy. 2) Bit-Tactical
pre-schedules values (weights) packing them in memory in bundles so that they can be fetched and processed together. This is possible
during inference since the weights are being used only in the first convolution above, and where weights and activations are accessed in
one specific order. Unfortunately, during training this is no longer possible. Each tensor is accessed in two different orders across the
three convolutions. 3) Bit-Tactical used fixed-point shift-and-add units. Training in general requires floating-point units.
3.1 TensorDash
Here’s how TensorDash removes ineffectual values pairs when processing the example input tensors of Figure 7. Let us assume that we
are processing the 3D convolution of two input tensors A and B and for clarity let us assume that our processing elements perform 4
MAC operations concurrently.
Figure 8 shows that the TensorDash PE extends the baseline PE with the following components: a) There is now a staging buffer for
A and another for B. Each staging buffer can hold up to two rows. Writes to these stage buffers are row-wide. There are 4 reads ports
each feeding directly to a multiplier input. The connectivity per read port is sparse: each port can read out one out of a limited set of
values (4 in our example) within the staging buffer. The set of values that each port can read out is different but can overlap. b) There is a
hardware scheduler. The hardware scheduler accepts a bit vector from each staging buffer identifying which values are non-zero. For
2-deep staging buffers, the bit vectors would be 8b wide for our example. Each cycle the scheduler selects up to 4 effectual pairs from
the staging buffers. It generates the control signals for the read ports (2b per port for our example) so that the corresponding values are
read out. The same control signal is shared among the corresponding ports in the two staging buffers, i.e., the same control signal goes to
port p in the horizontal and vertical staging buffers so both operands move in tandem (4x2b control signals in total).
The example of Figure 7c shows that, per read port, TensorDash allows only a limited set of value movements per multiplier. There
are two types of movement: in time only or lookahead, and in space-time or lookaside. The figure shows the set of movements for second
multiplier: it can either process the original dense value a10, the next value in the same lane a
1
1 (lookahead), or it can steal the values from
a step ahead in time from its two neighboring lanes a01 or a
2
1 (lookaside). In our example, the movements possible by the other read ports
are structurally identical relatively to their lane (the ports are treated as if they are arranged into a ring with port 0 being adjacent to port
3). However, each port can access a different set of values. Figures 7d and 7e show how TensorDash reduces processing time to the
minimum 2 cycles using just a 4-input multiplexer per multiplier input.
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Fig. 9: Staging buffer connectivity for the 16-input MAC TensorDash PE. Shown is the connectivity for lane #8.
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Fig. 10: TensorDash’s Scheduler.
To improve performance, the staging buffers will need to be kept full with values as much as possible. Accordingly, the A and B
buffers will have to be banked accordingly to sustain a higher read throughput. For our example two banks would be sufficient. In
general, we would like to have at least as many banks as lookahead. We have found empirically that a lookahead of 3 is more than
sufficient. We described our preferred PE configuration and the hardware scheduler next.
3.2 The Hardware Scheduler
Our preferred PE processes 16 MACs per cycle. It accepts 16 pairs of (A,B) single-precision floating-point values. Each input side has a
3-deep staging buffer. Figure 9 shows one of the staging buffers. Each of the 3 rows contains 16 values corresponding to the dense
schedule for the current step (step +0), and the next two in time (+1 and +2). For every lane there is a multiplexer which implements
a sparse connectivity pattern. The figure shows the connections for lane 8. Besides the original “dense” schedule value, there are 2
lookahead and 5 lookaside options per input. For example, the multiplier for lane #8 can be given the value at lane 8 from the current
time slot or up to 2 ahead. Alternatively, it can “steal” the values from neighboring lanes. For example, it get the value from lane 6 that is
2 time steps ahead or the value from lane 5 that is 1 step ahead. Each lane has the same connectivity pattern which is shifted relative to
its position (wrapping around the ends). This connectivity pattern per input has been shown to work well when extracting sparsity during
inference [33]. The staging buffer also generates a 3x16b zero bit vector indicating which of the values are zero. The staging buffer has
three write ports one per row.
The scheduler accepts the two zero bit vectors AZ and BZ from the A and B staging buffers and generates two sets of signals. The
first set is for 16 MSi, i=0...15 3b signals one per input lane. These are the select signals for the per lane multiplexers. There is one MSi
signal per multiplier and it used by the multiplexers on both the A and B sides for the lane. The scheduler also produces a 2b AS signal
that indicates how many rows of the staging buffer it has been able to drain so that they can be replenished from the scratchpads (which
are banked so that three rows to be read per cycle if needed).
The rest of this section describes the scheduler block. The AZ and BZ 3x16b bit vectors are first ANDed together bitwise to produce
a single Z 3x16b bit vector. This indicates which pairs of (A,B) values have at least one value that is zero. These pairs are ineffectual and
can be skipped. The goal of the scheduler is to select a movement per lane, for a total of 16 movements (MSi signals) so that it uses as
many of the remaining (A,B) pairs as possible in one step. We will refer to the selection of movements that the scheduler makes for one
step as a schedule.
For each lane i the scheduler uses a simple, static priority scheme: among the 8 options select the first available in the following
order (notation is (step,lane) refer to Fig. 9): (+0,i) (dense schedule), (+1,i) lookahead 1 step, (+2,i) lookahead 2 steps, and then the
lookaside options: (+1,i-1), (+1,i+1), (+2,i-2), (+2,i+2), and (+1,i-3). A 8b-to-3b priority encoder suffices. However, having all lanes
make their selections independently may yield an invalid schedule; the same pair may be chosen by multiple lanes and end up been used
more than once.
To ensure that the scheduler always produces a valid schedule (one where each value pair is selected once) we use a hierarchical
scheme where scheduling in done in 6 levels as shown in Fig. 10. In each level, a subset of the lanes make their decisions independently
using the current value of the Z vector as input. The lanes assigned at each level are guaranteed by design to not being able to make
overlapping choices. After they make their selections they “remove” these options (AND gates) from the Z vector before passing it to the
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Fig. 11: A 2x2 TensorDash Tile.
next level. Figure 9 shows that the options for lanes #3, #8, and #13 are non-overlapping by design. Following a similar reasoning we can
arrange all priority encoders into 6 levels, with 3 lanes per level for the first 5 levels and 1 lane for the last. The lane groups per level
are: {0,5,10}, {1,6,11}, {2,7,12}, {3,8,13}, {4,9,14}, and {15}. Generating the AS signal is straightforward given the bits that are left
enabled in Z at the end. While we have described the above process in steps, the scheduler is combinatorial and operates in a single cycle.
3.3 Composing Tiles
So far we have described a single TensorDash processing element (PE) which can exploit sparsity on both operands. An accelerator
can use multiple such PEs to achieve a performance target. This PE can exploit reuse only temporally. To take advantage of data reuse
also spatially we can organize multiple PEs in a grid where PEs along the row share the same B input and PEs along the same column
share the same A input. For example during the forward pass and for a convolutional layer, each row can be processing a different filter,
whereas columns can be processing different windows. In this arrangement each PE would be processing a unique combination of B and
A inputs. Skipping zeros on both A and B sides remains possible if we use per PE schedulers and staging buffers.
In the designs we evaluate we do use tiles comprising a grid of multiple PEs. However, we opt for extracting sparsity from only the B
side; there is sufficient sparsity on one of the operands in each of the three major operations to extract significant benefits. Figure 11
shows an example configuration of such a tile. The tile uses a common scheduler per row and shares the staging buffers for the B side.
For the A side, it uses a single staging buffer per column and separate multiplexer blocks per PE. The A-side multiplexer blocks per row
share the MSi from the row scheduler. The schedulers now need to see only the Z vector from their B-side staging buffer.
3.4 Tensor Layout and Transposing
During training, some of the tensors are used in more than one of the major computations. For example, the weights in the forward pass
are convolved with the activations whereas in the backward pass are convolved with the output gradients. In each case the group of
values that contribute to each output value is different. This has implications for the memory hierarchy which needs to supply the data in
appropriate order to the PEs. When a tensor is used in only one way it is possible to statically layout the values in memory so that they
can be easily served using wide accesses off- and on-chip. However, during training the layout that serves well one of the computations
will not be able to serve well the other. Fortunately, it is possible to arrange values in memory so that they can be easily fetched for all
use cases. The key is the ability to transpose tensors as needed. For this purpose, we use a tensor layout where values are stored in
groups of 16x16 values. The group is formed by taking 16 consecutive blocks of values along the row dimension. Each of these blocks
contains 16 continuous along the channel dimension values. The starting coordinates for each 16x16 value group are aligned by 16 along
the row and the channel dimensions. Finally, the groups for a tensor are allocated in memory space in channel, column, row order.
When fetching values from off-chip each group can be written directly to the multi-bank on-chip memories so that each 16-value
block is copied directly to a bank. As a result, the PE can now directly access any block of 16 consecutive along the channel dimension
values in a single step. When transposing is needed, we use on-chip transposers between the on-chip memory banks and the tile
scratchpads. The number of transposers used can be chosen so that they memory system can supply data at a sufficient rate to maintain
the tiles busy. Each transposer reads 16 16-value block from their banks using 16-value wide accesses. It copies those into its internal
16x16 buffer. The transposer then can provide a group of 16 values composed of a single value from each of the 16 groups it read from
memory effectively transposing the tensor. For example, it can supply all values that appear first within their original block, or all that
appeared third. This is needed for the weights and the gradients.
3.5 Models with no Sparsity
While many models exhibit sparsity during training not all will. When there is no or little sparsity we would like to avoid hurting
performance and energy efficiency. Fortunately this is straightforward by power-gating the TensorDash-specific components and by
bypassing the staging buffers. The decision to power-gate can be taken statically if it is known that the model will exhibit no sparsity.
Alternatively, as the model is training a counter per tensor at the output of each layer can measure the fraction of zeros that were
generated. This information can be used to automatically decide whether enabling TensorDash for the next layer would be of benefit.
This is possible in the forward and the backward pass.
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The decompression uses the promotion map of Figure 9.
3.6 Keeping Tensors Scheduled In Memory
Thus far we assumed that the tensors are kept in dense format in memory, which is to say that zeros are also stored. Off- and on-chip we
can use any of the memory compression techniques previously proposed (e.g., zero compression via run-length encoding [31], [37]) to
keep the tensors in compressed form. However, prior to passing them to TensorDash we have to decompress them to the dense form so
that TensorDash can schedule them for execution. Alternatively, we can use the scheduler of TensorDash as a compression engine. In
this section we describe several options for doing so.
We can extend TensorDash so that it can store both input tensors in scheduled form in memory. In this case, each value is stored
as a pair (v, idx) where v is the value and idx is the movement it performed. The idx is equivalent to the MS signal that the front-end
scheduler would have produced given this tensor alone (one-side scheduling). Ideally, only non-zero values will be stored and the
scheduling approach of TensorDash is used as a memory compression technique. Provided there is sufficient sparsity, this approach
reduces footprint and the number of accesses needed to read the tensor. Further, it amplifies on-chip memory capacity and in turn can
reduce accesses to higher levels of the memory hierarchy and more importantly to off-chip memories.
3.6.1 Fully-Connected Layers During Inference
We describe this approach first only for the weight side of fully-connected layers during inference. We then describe how it can be
extended to handle both weights and activations, convolutional layers, and training. During inference, the input tensors to a fully-connected
layer are the activations and several filters (weights). Each filter produces a single output activation by multiplying each input activation
with a weight while accumulating the product into the output. In this case, both input tensors are accessed in one specific way and, thus,
we can choose a convenient processing order.
Pre-Scheduling Weights: To exploit sparsity on the weight side only, we can simply statically pre-schedule the weight tensor for each
filter. In this case, we do not need to the use the dynamic scheduler at all and we can bypass the staging buffer on the weight side. The
multiplexer signals for the activation-side staging buffer can be directly driven by the idx fields of the weights. The on-chip memory
hierarchy must be modified to accommodate these idx fields and provide connection from them to the multiplexers. This is similar to the
Tactical front-end software scheduler [33].
Pre-Scheduling Activations: Since activations are generated at runtime as an output from the preceding layer we have to schedule them
at runtime. Fortunately, this can be achieved by implementing a back-side scheduler which operates at the output of the PEs. This is
described in Section 3.7.
Pre-Scheduling Both Activations and Weights: It is also possible to take advantage of sparsity on both sides. Here both tensors are
stored in scheduled form in memory. However, prior to copying the tensors to a PE’s scratchpads they are expanded to dense form.
Figure 12 shows the hardware needed for performing this decompression. Essentially, this is the mirror of the multiplexer stage of the
previously described TensorDash scheduler. Since the tensors are now in their original dense format in the scratchpads, TensorDash can
reschedule them to take advantage of sparsity on either or both sides.
3.6.2 Pre-Scheduling for Convolutional Layers
There is an additional challenge for convolutional layers. Again let’s focus first solely on inference. When we pre-schedule a tensor,
we do so assuming a specific processing order in which the whole tensor will be processed. The values that appear in a single step of
this schedule are meant to be processed together by a PE and thus must contribute to the same output value. Given that we consider
inference only now, this can be easily handled for the weights regardless of the layer type. In convolutional layers however, each
activation participates in several windows. For example, assuming 3x3 filters and a stride of 1, each activation will participate in 9
different windows. Accordingly, there is not a single processing order through the activation tensor that we can use to pre-schedule it.
However, regardless of the window, the activations with the same (row,column) coordinates will always be used together. Accordingly,
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we can at least schedule activations in groups across the channel dimension. For example, for a layer with 128 channels and for an
accelerator with PEs with 8 MACs, we can schedule the activations in groups of 128. All the activations in a group will have the same
(x,y) coordinates while the channel c takes all possible values for the layer (0 to 127). The dense schedule would require 128/8 steps
giving us able opportunities to reduce the number of steps needed to process the activations per group. The schedule in this case will not
be allowed to span across different groups when the stride is one. It may be able to do so for larger strides where some groups, i.e., (x,y)
coordinates, will never be used as starting point of a window. For example with stride 2, if a window starts at (x,y) then there will be no
window starting at (x+1,y). This means that the schedule is free to span across these two groups effectively treating them as one large
group. And given that typically the stride applies to both the x and y coordinates we will be able to schedule together four groups starting
respectively at (x,y), (x+1,y), (x,y+1), and (x+1,y+1).
To process the layer, however, we need to be able to access the activations that belong to each window. If we use TensorDash’s
scheduling to compress them in on-chip memory, then the location of each of the groups belonging to the window will vary and we will
not be able to directly calculate it based solely on its (x,y) coordinates. One option would be to keep an additional pointers to each
scheduled group. Another is to have each group starting at the memory location it would start at if it is stored in dense form. That is,
the group is scheduled and fills up as much space as it needs, however, we reserve for it enough space for the worst case (no sparsity)
regardless. In this case, we do not reduce the amount of on-chip memory needed. However, we still benefit from reducing the amount of
data that will be read and written on-chip. Accordingly, it will reduce energy consumption of on-chip accesses.
Alternatively, we can group activations for compression with TensorDash scheduling in groups of 16x16 as described in Section 3.4.
We found this grouping scheme to be convenient for the processing order of both forward and backward passes as well as our compute
structures. We can schedule these groups for the purpose of reducing the amount of memory space they occupy in which case we will
still need pointers to the beginning of each group. Or, as mentioned above, we can allocate enough memory for the worst case and use
scheduling to reduce only the number of accesses and thus energy. The scratchpads will have to be large enough to allow us to read in
and expand as many groups as necessary according to the dataflow in use.
3.6.3 Pre-Scheduling During Training
As we discussed, during training, all tensors are being used in two different ways. Accordingly, it is not possible to create one schedule
that would work for both uses. However, we can compress the tensor using a convenient group as described above. For example, in
groups of 16x16 values and expand those just before writing them to the scratchpads for processing. Again the scratchpads will have to
be large enough to accommodate all the groups needed to be accessed concurrently according to the dataflow in use. This is necessary if
we want to avoid having to read values multiple times.
3.7 A Backside Scheduler
Rather than scheduling the A or B input tensors just before the PEs, we can instead position the scheduler on the output of the PEs.
Doing so allows us to pre-schedule the output values as they are produced and to store them in scheduled form in memory. That is, each
value is stored as a pair (v, idx) where v is the value and idx is the movement it performed. The idx is equivalent to the MS signal that
the front-end scheduler would have produced given this tensor alone (one-side scheduling).
Using a back-side scheduler has several advantages. First, provided there is sufficient sparsity, storing the values in the scheduled
form in memory reduces footprint, reduces the number of accesses needed to read the pre-scheduled tensor, amplifies on-chip memory
capacity and in turn can reduce accesses to higher levels of the memory hierarchy and more importantly to off-chip memories.
Second, given that for typical layers computing an output value entails several MAC operations the back-side scheduler can be
iterative. An iterative scheduler can reuse only one level of those shown in Fig. 10 over several cycles to schedule a block of values. For
example, for our preferred 16-MAC PE, such a scheduler can take 6 cycles to schedule a block of values with the benefit of being less
expensive in terms of hardware overhead.
4 EVALUATION
DNN models: We evaluate TensorDash on models from a variety of applications: 1) image classification trained on ImageNet [38]:
AlexNet [39], DenseNet121 [40], SqueezeNet [41], VGG [42], ResNet-50 [43], 2) scene understanding: img2txt [44], and 3) natural
language modeling: SNLI trained on the Stanford Natural Language Inference corpus [45]. We train two variants of ResNet-50:
1) resnet50 DS90: following the method of Hesham et al. [46], and 2) resnet50 SM90: following the method of Dettmers et al. [47].
The two methods incorporate pruning during the training process. For both techniques we target 90% sparsity.
Collecting Traces: We train all models using 32-bit floating point on a latest generation commodity graphics processor unit (GPU). We
trained each model for as many epochs as needed for it to converge to its state-of-the-art output accuracy. For each epoch, we sample one
randomly selected batch and trace the operands of the three convolutions shown in Eqs. (1) to (3); the filters, the input activations per
layer, and the output gradients per layer. The batch size is different per model due to their different GPU memory requirements. It ranges
from as low as 64 and up to 143 samples per batch.
Accelerator Modeling: We developed a custom cycle-accurate simulator to model performance. Table 2 reports the default configurations
for all architectures studied. To model area and power consumption all designs were implemented in Verilog and synthesized through
the Synopsys Design Compiler [48]. Layout was performed using Cadence Innovus [49] and for a 65nm TSMC technology (which
is the best that is available to us due to licensing restrictions). For power estimation we used Mentor Graphics ModelSim to capture
circuit activity and used that as input to Innovus. We use CACTI [50] to model the area and energy consumption of the on-chip shared
SRAM memories which are divided into three chunks the AM, BM, and CM. We also use CACTI [50] to model the area and energy
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TensorDash and Baseline
Tile 4×4 PEs # of Tiles 16
Total PEs 256 AM SRAM 256KB×4 Banks/Tile
PE MACs/Cycle 16 FP32 BM SRAM 256KB×4 Banks/Tile
Total MACs/cycle 4096 CM SRAM 256KB×4 Banks/Tile
Staging Buff. Depth 3 Scratchpads 1KB×3 Banks each
Transposer Buff. 1KB Transposers 15
Tech Node 65nm Frequency 500 MHz
Off-Chip Memory 16GB 4-channel LPDDR4-3200
TABLE 2: Baseline and TensorDash default configurations.
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Fig. 13: Speedup of TensorDash over the baseline architecture.
consumption of the SRAM scratchpads (SPs).Finally, we use Micron’s DRAM model [51] to estimate the energy consumption and
latency of the off-chip memory. Table 2 shows the default baseline and TensorDash configurations. Both architectures compress zero
values off-chip using the CompressingDMA method [26].
4.1 Performance
Fig. 13 shows the speedup of TensorDash over the baseline architecture for each model and for each of the three operations A?W ,
A?G and W ?G. Since the amount of sparsity and its pattern in each of the tensors differs across models, layers and training phase, the
speedup will be different per operation. On average, TensorDash achieves a speedup of 1.95× over the baseline while it never slows
down execution (for these measurements we do not power-gate any of the TensorDash components ever). For DenseNet121 the speedup
with TensorDash for the third operation W ?G is negligible. DenseNet121 uses a batch normalization layer between each convolution
layer and the subsequent ReLU layer. This layer absorbs all the sparsity in the gradients. In addition, it is a dense model and thus has
virtually no sparsity in the weights.
4.2 Speedup Over Time
Fig. 14 shows the speedup of TensorDash over the baseline as the training progresses from first epoch up until training converges. The
speedups TensorDash achieves are fairly stable throughout the entire training process. The measurements reveal two trends. For the
ResNet50 models, which were trained with methods that induce model sparsity during training, the speedup is higher during the first few
epochs and then it declines and stabilizes at around 5% of the training epochs. For example, resnet50 SM90 speedup starts at 1.75× and
then drops and settles at around 1.5×. Similar, albeit slightly more subdued behavior is seen for resnet50 DS90 where speedup starts at
1.95× and then stabilizes at 1.8×. This behavior is due to the pruning algorithm which starts by aggressively pruning many weights at
the beginning which the training process then “reclaims” to recover the accuracy of the model.
For the dense models, where most of the sparsity that TensorDash exploits originates from the activations and gradients, the speedup
tends to follow an overturned U-shape curve. This is especially pronounced for AlexNet and VGG16. The speedup starts low at the
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Fig. 14: Speedup of TensorDash as training progresses.
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TABLE 3: Area [mm2] and Power consumption [mW ] breakdown of TensorDash vs. Baseline. On-chip AM/BM/CM and scratchpad are not
included.
Area (mm2) Power (mW )
TensorDash Baseline TensorDash Baseline
Compute Cores 30.41 13,910
Transposers 0.38 47.3
Schedulers+B-Side MUXes 0.91 - 102.8 -
A-Side MUXes 1.73 - 145.3 -
Total 33.44 30.80 14,205 13,957
Normalized 1.09× 1× 1.02× 1×
Energy Efficiency 1.89× 1×
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Fig. 15: Energy efficiency of TensorDash over the baseline.
first epoch due to the random initialization of the model. Then speedup rapidly increases during the first few epochs as the model is
quickly improving by learning what features of the input data are irrelevant for the task. This translates to rapid increases in sparsity
in the activations and the gradients. The speedup then stabilizes until 40%−50% of the training process is reached. It then gradually
decreases as we enter the second half of the training process where the model starts to extract some of the less-important previously
discarded features to improve accuracy. During the final quarter of the training process, the speedup stabilizes as the model parameters
are very close to their optimal values and thus the sparsity of the activations and gradients is fairly stable. Rhu et al. have made similar
observations when studying sparsity during training for the purpose of compressing data off-chip [26].
4.3 Area Overhead, Power and Energy Efficiency
Table 3 shows a breakdown of the area and the power consumption for TensorDash and the baseline. Even when the on-chip memory
and off-chip DRAM are not taken into account, the area and power overheads of TensorDash over the baseline are small. Only an 9%
extra silicon area and a 2% power consumption overhead are needed for the schedulers and the back-end shufflers. However, given the
speedup that TensorDash achieves, the compute logic of TensorDash is on average 1.89× more energy efficient than the baseline. The
per model and the overall average energy efficient measurements for the compute logic and the whole chip are reported in 15.
Each of the on-chip AM, BM, and CM memories would need 192 mm2 of area whereas the scratchpads would need a total of 17 mm2.
In total when considering both compute and memory area for the whole chip, the area overhead of TensorDash becomes imperceptible
(1.0005×). As Fig. 15 shows, when we take the accesses to the on-chip memories, the scratchpads, and the off-chip DRAM into account,
TensorDash is still overall 1.6× more energy efficient than the baseline.
Fig. 16 reports the energy consumed by TensorDash relative to the baseline. The measurements also show a breakdown of the
energy consumed across three main components: the off-chip data transfers, core logic, and the on-chip memory modules. TensorDash
significantly reduces the energy consumption of the core which dominates the energy consumption of the system.
4.4 Analysis
• Tile Geometry: We study the performance behavior of the TensorDash PE when it is used to compose tiles. For this purpose we vary
the number of PE rows and columns per tile and study how this affects performance. As the tile geometry changes stalls will occur due
to inter-PE synchronization which in turn is caused by work imbalance.
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Fig. 17: TensorDash speedup vs. number of PE rows.
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Fig. 18: TensorDash speedup vs. PE columns.
Rows: Fig. 17 shows how performance varies with various configurations of TensorDash where the number of rows is varied from 1 and
up to 16 (the number of columns is fixed at 4). The average speedup decreases from 2.1× for a tile with 1 row to 1.72× when the tile
has 16 rows. Since all PEs have to wait for the slowest one, the more rows the more frequent stalls due to work imbalance will occur. As
we scale up the number of rows per tile, the data values that are concurrently processed exhibit density imbalance across rows. This can
stall some rows since all have to wait for the one with the densest value stream. In effect, as the number of rows increases, it becomes
less likely that scheduling such a large group of values will result in skipping the entire processing cycle and advancing to the next group.
The main reason why this occurs is that the non-zero activations and gradients tend to cluster in certain 2D feature maps whereas the
other 2D maps become more sparse. This clustering phenomenon is fundamental in such models especially towards the deeper layers
where each filter is trained to extract specific high level features. In other words, an input sample having a feature X and lacking a feature
Y would typically exhibit a dense map corresponding to the former and a sparse for the latter. This phenomenon is more pronounced for
A×G, the second backward convolution, where the 2D feature maps of the activations and the gradients are convolved.
Columns: Figure 18 shows how the speedup achieved by TensorDash scales as we vary instead the number of columns per tile from 4 to
16 (the number of rows stays at 4). This effectively scales the maximum throughput to 16K MACs per cycle. Since in this configuration
studied we exploit sparsity only on one side, increasing the number of columns does not affect performance as much. All rows still have
to wait for the row with the most work. However, increasing the columns allows us to process more windows in parallel while sharing
the same schedule across the rows. Slight drops in performance are due predominantly to fragmentation due to layer dimensions.
• Staging Buffer Depth/Lookahead: Figure 19 reports speedups with TensorDash with 2-deep staging buffers (lookahead of 1); 5
movements per multiplier. This is a lower-cost configuration. While speedups are lower, they are still considerable representing another
appealing cost vs. performance design point.
• Effect of Tensor Sparsity: To determine whether TensorDash remains effective regardless of the sparsity structure of the input
tensors, we experimented with synthetically generated sparse tensors with sparsity levels ranging from 10% up to 90%. We used the
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Fig. 19: TensorDash speedup for staging depth of 2 vs 3.
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Fig. 20: TensorDash speedup for randomly sparse tensors.
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architecture of the third conv. layer from DenseNet121 but populated the tensors using randomly generated values. For each level of
sparsity (0.1 to 0.9 with step 0.1) we generated 10 samples of inputs. We then performed all three operations for each sample using
these randomly generated tensors. We report the average across all samples for a given sparsity level (the deviation across samples was
below 5%). As Fig. 20 shows, performance with TensorDash closely follows the amount of sparsity in the input. Recall that given the
3-deep staging buffers we use, the maximum possible speedup with TensorDash even if the tensor contains only zeros is 3×. The figure
shows that when the ideal speedup is below 3× TensorDash comes close to what is ideally possible. For example, with 10% sparsity, an
optimal machine would be 1.11× faster assuming all the ineffectual MACs are eliminated. TensorDash is approximately 1.1× speedup.
For 90% sparsity, an ideal machine would be able to achieve a 10× speedup. However, due to the limited depth of the staging buffer,
TensorDash would ideally be 3× faster. The experiment shows that TensorDash comes close to what is ideally possible. It is 2.95×
faster. The speedups are consistent across the forward and backward operations.
• Training with Bfloat16: Recent research work showed that deep neural networks could be trained using narrower floating-point data
types such as bfloat16 [12], [13]. Mixed-precision training using standard FP16 and FP32 has also been shown to be successful [17]. We
implemented TensorDash and baseline configurations that use bfloat16 arithmetic. Even when we consider only the compute logic, our
synthesis+layout results show that the area and power consumption overheads of TensorDash vs. the baseline are 1.13× and 1.05×. The
overheads are higher but still low. The various components scale differently as the data type shrinks: Some, such as the priority encoders,
do not scale. Others, such as the zero comparators, scale linearly. Finally, the multiplier cores scale nearly quadratically. However,
when the scaled-down on-chip memory structures are taken into account, the area overhead is nearly the same as it was for the FP32
configuration and stands at 1.0005×. In terms of energy efficiency, the compute logic of TensorDash would still be on average 1.84×
more energy efficient than the baseline. When accesses to the on-chip and the off-chip memory are taken into account, TensorDash is
overall 1.43× more energy efficient.
• A Model with Virtually No Sparsity: We experimented with GCN [52], a natural language processing model which we trained on
the Wikitext-2 dataset [53]. It exhibits virtually no sparsity. Still, TensorDash improves performance by 1% since a few layers exhibit
about 5% sparsity. Without power-gating TensorDash overall energy efficiency is 0.5% lower than the baseline.
5 RELATED WORK
The architecture of choice for training has been the graphics processor which a good fit for data-parallel computations. Neural networks
and GPUs have evolved almost symbiotically during the last few years with GPUs introducing features to aid inference and training [54].
XeonPhi is another architecture that is well suited to this type of data-parallel workload [55]. However, there have been designs that
target explicitly machine learning training. Here we review just a few. We regret that due to space limitations it is not possible to refer to
them all (note to reviewers: we do plan to revise for the final version given an extra page, e.g., Habana, Graphcore, Cerebras, etc.).
Scaledeep is a scalable architecture for training. It utilizes heterogenous tiles and chips, an optimized network topology, low-overhead
hardware-assisted synchronization, and optimized model partitioning [1]. DaDianNao is one of the earliest accelerator architectures
targeting primarily inference, whose tiles however, could be fused to support 32b arithmetic for training [56]. Newer version of the
TPU also support training [2]. Plasticine does not target machine learning exclusively but a wide set of parallel computation patterns
which include those needed for stochastic gradient descent [57]. Caterpillar provide hierarchical support for collective communication
semantics to provides the flexibility needed to efficiently training various networks with both stochastic and batched gradient descent
based techniques [58]. NXT is a near-memory accelerator comprising several general purpose cores and specialized co-processors
targeting both inference and training [59]. Intel’s NNP-T (Spring Crest) supports both FP32 and FP16 [60]. It uses a stack of 4 8GB
HMB2-2400 external memories, 60MB of on-chip memory.
TensorDash proposes a processing element that can exploit sparsity and which can be used to compose tiles. As such it is not meant
as a competitor for the overall accelerator architecture. That said, in every case there will be several considerations that need close
attention and evaluation.
6 CONCLUSION
As we discussed in the introduction, training is an exascale problem at the datacenter. It is also one that will need to be supported for
certain applications at the edge. This work is valuable for such efforts as it presented a low-level processing element that could be of
value for building accelerators for either segment. While there is a multitude of options and configurations that are worthwhile exploring
their interaction with TensorDash, we believe that this work is sufficient and stands on its own. It does demonstrate a practical use and
serves as motivation for such studies.
Given the importance of training there is a large and ever increasing volume of works for accelerating training in software, hardware
or both. We commented on a subset of these methods in the introduction. While TensorDash will interact with several of these training
acceleration methods, it is at first-order complementary with many since it operates at the very low level of the MAC units. Which is to
say that we believe that our method can be of value as a replacement PE for several existing hardware accelerators and in conjunction
with several existing software-level training accelerations techniques. Demonstrating this requires further work. Nevertheless, this work
has made the necessary step of establishing that such investigations are worthwhile. Specifically, this work has established clearly that
our method can indeed deliver benefits and thus serves to motivate such investigations.
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